



AFE – DFE hardware chain

DØ Interface

Mario Vaz
Ricardo Ramirez



FPD firmware – VHDL Test Bench



FPD firmware – Implementation

Timing summary:

Timing errors: 3 Score: 438

Constraints cover 24579 paths, 3 nets, and 12117 connections (97.9% coverage)

Design statistics:


Minimum period: 14.299ns (Maximum frequency: 69.935MHz)
Minimum input arrival time before clock: 2.100ns
Minimum output required time after clock: 7.190ns

Analysis completed Wed Feb 19 09:45:24 2003


Design Summary:

Number of errors:	0		
Number of warnings:	9		
Number of slices:	1,709 out of	6,912	24%
Number of slices containing unrelated logic:	0 out of	1,709	0%
Number of slice Flip Flops:	855 out of	13,824	6%
Total Number 4 input LUTs:	3,139 out of	13,824	22%
Number used as LUTs:		3,115	
Number used as a route-thru:		16	
Number used as shift registers:		8	
Number of bonded IOBs:	109 out of	404	26%
IOB Flip Flops:		115	
Number of Block RAMs:	4 out of	72	5%
Number of GCLKs:	3 out of	4	75%
Number of GCLKIOBs:	3 out of	4	75%
Total equivalent gate count for design:	93,349		
Additional JTAG gate count for IOBs:	5,376		

Trigger Equations – Output



Trigger Chain – Personality Code



This document was created with Win2PDF available at <http://www.daneprairie.com>.
The unregistered version of Win2PDF is for evaluation or non-commercial use only.